From stateflow simulation to verified implementation: A verification approach and a real-time train controller design

Jiang, Yu and Yang, Yixiao and Liu, Han and Kong, Hui and Gu, Ming and Sun, Jiaguang and Sha, Lui (2016) From stateflow simulation to verified implementation: A verification approach and a real-time train controller design. In: RTAS: Real-time and Embedded Technology and Applications Symposium, April 11 - 14, 2016, Vienna, Austria.

[img] Text
RTAS-42-Camera-Ready.pdf - Accepted Version
Available under License All rights reserved.
[IST-2017-780-v1+1]
Download (1263Kb)
Official URL: http://dx.doi.org/10.1109/RTAS.2016.7461337

Abstract

Simulink is widely used for model driven development (MDD) of industrial software systems. Typically, the Simulink based development is initiated from Stateflow modeling, followed by simulation, validation and code generation mapped to physical execution platforms. However, recent industrial trends have raised the demands of rigorous verification on safety-critical applications, which is unfortunately challenging for Simulink. In this paper, we present an approach to bridge the Stateflow based model driven development and a well- defined rigorous verification. First, we develop a self- contained toolkit to translate Stateflow model into timed automata, where major advanced modeling features in Stateflow are supported. Taking advantage of the strong verification capability of Uppaal, we can not only find bugs in Stateflow models which are missed by Simulink Design Verifier, but also check more important temporal properties. Next, we customize a runtime verifier for the generated nonintrusive VHDL and C code of Stateflow model for monitoring. The major strength of the customization is the flexibility to collect and analyze runtime properties with a pure software monitor, which opens more opportunities for engineers to achieve high reliability of the target system compared with the traditional act that only relies on Simulink Polyspace. We incorporate these two parts into original Stateflow based MDD seamlessly. In this way, safety-critical properties are both verified at the model level, and at the consistent system implementation level with physical execution environment in consideration. We apply our approach on a train controller design, and the verified implementation is tested and deployed on a real hardware platform.

Item Type: Conference or Workshop Item (Paper)
Additional Information: Copyright © 2016, IEEE
Uncontrolled Keywords: Formal verification; model driven development; runtime verification; simulink stateflow; timed automaton
Subjects: 000 Computer science, knowledge & general works > 000 Computer science, knowledge & systems > 005 Computer programming, programs & data
Research Group: Henzinger Group
SWORD Depositor: Sword Import User
Depositing User: Sword Import User
Date Deposited: 03 Mar 2017 06:58
Last Modified: 05 Sep 2017 09:10
URI: https://repository.ist.ac.at/id/eprint/780

Actions (login required)

View Item View Item